

What is claimed as new and desired to be protected by Letters Patent of
the United States is:

09354303 "071699
669120" 20E49E60

1. A circuit for reducing signal skew comprising:

at least a first and second signal input/output line for receiving first and second input signals and transmitting first and second output signals; and

first and second inverters each having an input and an output, said input of said first inverter connected to said output of said second inverter and to said first signal input/output line and said input of said second inverter connected to said output of said first inverter and to said second signal input/output line.

2. The circuit of claim 1 further comprising an enable circuit for receiving an enable signal and enabling or disabling said first and second inverters in response to the enable signal.

3. The circuit of claim 2, wherein said enable circuit comprises:

a first voltage source for supply of a first voltage to said first inverter and said second inverter, said first voltage supply being gated to said inverters by the enable signal;

an enable inverter for inverting the enabling signal;

a second voltage source for supplying a second voltage to said second inverter and said first inverter, said second voltage source being gated to said first and second inverters by the inverted enable signal.

4. The circuit of claim 3, wherein said first voltage source is gated by a P-channel transistor responsive to the enable signal.

5. The circuit of claim 3, wherein said second voltage source is gated by a N-channel transistor responsive to the inverse of the enable signal.

6. The circuit of claim 3, wherein said first voltage source is gated by an N-channel transistor responsive to the enable signal.

7. The circuit of claim 3, wherein said second voltage source is gated by an P-channel transistor responsive to the inverse of the enable signal.

8. The circuit of claim 1, further comprising first and second input buffer circuits for receiving first and second external signals.

9. The circuit of claim 8, wherein each of said first and second input buffer circuits comprises:

an input for receiving an external signal;

an input for receiving a reference voltage signal;

a differential amplifier coupled to said input, said differential amplifier having an output terminal for providing a ~~latch~~ signal in response to the external signal in comparison to the reference voltage signal, the latch signal having a first or second state;

a buffer circuit inverter connected to said output terminal of said differential amplifier, said buffer circuit inverter generating a first internal signal when the latch signal is in a first state, and a second internal signal when the latch signal is in a second state; and

5 an input line for transmitting said first or second internal signal, said input line connected to one of said first and second signal input/output lines.

Sub D1
10. The circuit of claim 9, further comprising an enable circuit for receiving said enable signal and enabling or disabling said first and second input buffer circuits in response to the enable signal.

Sub BU
11. The circuit of claim 1, further comprising a first and second driver circuit for boosting said output signal, said first and second driver circuit connected to said first and second clock signal input/output lines, respectively.

Sub D1
12. The circuit of claim 11, wherein at least one of said first and second driver circuits comprises at least a first and second driver inverter connected in series.

Sub AA 15
13. The circuit of claim 12, further comprising at least a third driver inverter connected in parallel to said first and second driver inverters, the output of said third driver inverter gating the output of said first and second driver inverters to a predetermined voltage.

Sub
B⁵

14. The circuit of claim 1, wherein each of said first and second inverters are comprised of series connected complimentary transistors, the respective connection terminal of said series connected complimentary transistors being coupled to respective of said input/output lines.

5 15. The circuit of claim 14, wherein said first and second inverters include:

00354300 "07169
669T20" 20E45E60

a first N-channel transistor coupled in parallel to a second N-channel transistor, a gate of said first N-channel transistor coupled to receive said second clock input signal, and said second N-channel transistor coupled to receive said first clock input signal;

10 a first P-channel transistor coupled in parallel to a second P-channel transistor, a gate of said first P-channel transistor coupled to receive said second clock input signal, and said second P-channel transistor coupled to receive said first clock input signal;

15 said second N-channel transistor coupled in series to said second P-channel transistor and said first signal input/output line connected between said second N-channel transistor and said second P-channel transistor; and

said first N-channel transistor coupled in series to said first P-channel transistor and said second signal input/output line connected between said first N-channel transistor and said first P-channel transistor.

Comp
Sub
B5

16. A circuit for reducing clock signal skew comprising:

at least a first and second clock signal input/output line for receiving first and second clock input signals and transmitting first and second internal clock signals;

5 a first N-channel transistor coupled in parallel to a second N-channel transistor, a gate of said first N-channel transistor coupled to receive said second clock input signal, and said second N-channel transistor coupled to receive said first clock input signal;

10 a first P-channel transistor coupled in parallel to a second P-channel transistor, a gate of said first P-channel transistor coupled to receive said second clock input signal, and said second P-channel transistor coupled to receive said first clock input signal;

15 said second N-channel transistor coupled in series to said second P-channel transistor and said first signal input/output line connected between said second N-channel transistor and said second P-channel transistor; and

said first N-channel transistor coupled in series to said first P-channel transistor and said second signal input/output line connected between said first N-channel transistor and said first P-channel transistor.

09354302.071699

17. The circuit of claim 16, further comprising an enable circuit for receiving an enable signal and enabling or disabling said first and second N-channel transistors and said first and second P-channel transistors in response to the enable signal.

18. The circuit of claim 17, wherein said enable circuit comprises:

5 a third P-channel transistor having a source coupled to a voltage supply, a gate coupled to receive the enable signal, and a drain coupled to a source of said first and second P-channel transistors;

an enable inverter for inverting the enable signal; and

10 a third N-channel transistor having a drain coupled to a ground, a gate coupled to receive the inverted enable signal, and a drain coupled to a drain of said first and second N-channel transistors.

19. The circuit of claim 17, wherein said enable circuit comprises:

15 a third N-channel transistor having a source coupled to a voltage supply, a gate coupled to receive the enable signal, and a drain coupled to a source of said first and second N-channel transistors;

an enable inverter for inverting the enable signal; and

a third P-channel transistor having a drain coupled to a ground, a gate coupled to receive the inverted enable signal, and a drain coupled to a drain of said first and second P-channel transistors.

Sub B6
20. The circuit of claim 16, further comprising first and second input buffer circuits for receiving first and second external signals.

Sub A5
21. The circuit of claim 20, wherein each of said first and second input buffer circuits comprises:

an input for receiving an external signal;

an input for receiving a reference voltage signal;

10 a differential amplifier coupled to said input, said differential amplifier having an output terminal for providing a latch signal in response to the external signal in comparison to the reference voltage signal, the latch signal having a first or second state;

15 a buffer circuit inverter connected to said output terminal of said differential amplifier, said buffer circuit inverter generating a first internal signal when the latch signal is in a first state, and a second internal signal when the latch signal is in a second state, and

an input line for transmitting said first or second internal signal, said input line connected to one of said first and second signal input/output lines.

Sub D1 7 22. The circuit of claim 21, further comprising an enable circuit for receiving said enable signal and enabling or disabling said first and second input buffer circuits in response to the enable signal.

Sub B8 23. The circuit of claim 16, further comprising a first and second driver circuit for boosting said output signal, said first and second driver circuit connected to said first and second clock signal input/output lines, respectively.

Sub D1 24. The circuit of claim 23, wherein at least one of said first and second driver circuits comprises at least a first and second driver inverter connected in series.

Sub A6 10 25. The circuit of claim 24, further comprising at least a third driver inverter connected in parallel to said first and second driver inverters, the output of said third driver inverter gating the output of said first and second driver inverters to a predetermined voltage.

Sub B9 15 26. A circuit for reducing signal skew comprising:

at least a first and second signal input/output line for receiving first and second input signals and transmitting first and second output signals;

first and second inverters each having an input and an output, said input of said first inverter connected to said output of said second inverter and to said first signal input/output line and said input of said second inverter connected to said output of said first inverter and to said second signal input/output line; and

a first and second driver circuit for boosting said output signal, said first and second driver circuit connected to said first and second clock signal input/output lines, respectively.

Sub D
27. The circuit of claim 26, further comprising an enable circuit for receiving an enable signal and enabling or disabling said first and second inverters in response to the enable signal.

Sub A7
28. The circuit of claim 27, wherein said enable circuit comprises:

a first voltage source for supply of a first voltage to said first inverter and said second inverter, said first voltage supply being gated to said inverters by the enable signal;

an enable inverter for inverting the enabling signal;

a second voltage source for supplying a second voltage to said second inverter and said first inverter, said second voltage source being gated to said inverters by the inverted enable signal.

15 29. The circuit of claim 28, wherein said first voltage source is gated by a P-channel transistor responsive to the enable signal.

30. The circuit of claim 28, wherein said second voltage source is gated by a N-channel transistor responsive to the inverse of the enable signal.

31. The circuit of claim 8, wherein said first voltage source is gated by an N-channel transistor responsive to the enable signal.

32. The circuit of claim 8, wherein said second voltage source is gated by an P-channel transistor responsive to the inverse of the enable signal.

33. The circuit of claim 26, further comprising first and second input buffer circuits for receiving first and second external signals.

34. The circuit of claim 33, wherein each of said first and second input buffer circuits comprises:

an input for receiving an external signal;

an input for receiving a reference voltage signal;

a differential amplifier coupled to said input, said differential amplifier having an output terminal for providing a latch signal in response to the external signal in comparison to the reference voltage signal, the latch signal having a first or second state;

a buffer circuit inverter connected to said output terminal of said differential amplifier, said buffer circuit inverter generating a first internal signal

when the latch signal is in a first state, and a second internal signal when the latch signal is in a second state; and

an input line for transmitting said first or second internal signal, said input line connected to one of said first and second signal input/output lines.

35. The circuit of claim 34, further comprising an enable circuit for receiving said enable signal and enabling or disabling said first and second input buffer circuits in response to the enable signal.

36. The circuit of claim 26, wherein at least one of said first and second driver circuits comprises at least a first and second driver inverter connected in series.

37. The circuit of claim 36, further comprising at least a third driver inverter connected in parallel to said first and second driver inverters, the output of said third driver inverter gating the output of said first and second driver inverters to a predetermined voltage.

38. A circuit for buffering a clock signal comprising:

a first and second input buffer circuit for receiving a first and second external clock signal, respectively, each of said input buffer circuits comprising:

an input for receiving an external clock signal;

a differential amplifier coupled to the input, said differential amplifier having an output terminal for providing a latch signal in response to the external clock signal, the latch signal having a first or second state; and

5 a first inverter connected to said output terminal, said first inverter generating an internal clock signal in response to the latch signal, said first inverter generating a first internal clock signal when the latch signal is in a first state, and a second internal clock signal when the latch signal is in a second state; and

10 a circuit for reducing skew between the first and second internal clock signals, said circuit comprising:

first and second clock signal input/output lines for receiving and transmitting first and second internal clock signals, respectively; and

15 at least second and third inverters each having an input and an output, said input of said second inverter connected to said output of said third inverter and to said first clock signal input/output line and said input of said third inverter connected to said output of said second inverter and to said second clock signal input/output line.

Sub D. 7

39. The circuit of claim 38, further comprising an enable circuit for receiving an enable signal and enabling or disabling said first and second input buffer circuit and said second and third inverters in response to the enable signal.

Sub A. 10

40. The circuit of claim 39, wherein said enable circuit comprises:

5

a first voltage source for supply of a first voltage to said second inverter and said third inverter, said first voltage supply being gated to said inverters by the enable signal;

an enable inverter for inverting the enabling signal;

10

a second voltage source for supplying a second voltage to said third inverter and said second inverter, said second voltage source being gated to said inverters by the inverted enable signal.

41. The circuit of claim 40, wherein said first voltage source is gated by a P-channel transistor responsive to the enable signal.

15

42. The circuit of claim 40, wherein said second voltage source is gated by a N-channel transistor responsive to the inverse of the enable signal.

43. The circuit of claim 40, wherein said first voltage source is gated by an N-channel transistor responsive to the enable signal.

44. The circuit of claim 40, wherein said second voltage source is gated by an P-channel transistor responsive to the inverse of the enable signal.

Sub D1
45. The circuit of claim 38, further comprising a first and second driver circuit for boosting said output signal, said first and second driver circuit connected to said first and second clock signal input/output lines, respectively.

46. The circuit of claim 45, wherein at least one of said first and second driver circuits comprises at least a first and second driver inverter connected in series.

Sub D1
47. The circuit of claim 46, further comprising at least a third driver inverter connected in parallel to said first and second driver inverters, the output of said third driver inverter gating the output of said first and second driver inverters to a predetermined voltage.

48. A circuit for buffering a clock signal comprising:

a first and second input buffer circuit for receiving a first and second external clock signal, respectively, each of said input buffer circuits comprising:

an input for receiving an external clock signal;

Ant
Sub
A11

a differential amplifier coupled to the input, said differential amplifier having an output terminal for providing a latch signal in response to the external clock signal, the latch signal having a first or second state; and

5 a first inverter connected to said output terminal, said first inverter generating an internal clock signal in response to the latch signal, said first inverter generating a first internal clock signal when the latch signal is in a first state, and a second internal clock signal when the latch signal is in a second state; and

10 a circuit for reducing skew between the first and second internal clock signals, said circuit comprising:

first and second clock signal input/output lines for receiving and transmitting first and second internal clock signals, respectively; and

15 at least second and third inverters each having an input and an output, said input of said second inverter connected to said output of said third inverter and to said first clock signal input/output line and said input of said third inverter connected to said output of said second inverter and to said second clock signal input/output line; and

20 a first and second driver circuit for boosting said output signal, said first and second driver circuit connected to said first and second clock signal input/output lines, respectively.

Sub D1
49. The circuit of claim 48, further comprising an enable circuit for receiving an enable signal and enabling or disabling said first and second input buffer circuit and said second and third inverters in response to the enable signal.

Sub A12
50. The circuit of claim 49, wherein said enable circuit comprises:

a first voltage source for supply of a first voltage to said second inverter and said third inverter, said first voltage supply being gated to said inverters by the enable signal;

an enable inverter for inverting the enabling signal;

a second voltage source for supplying a second voltage to said third inverter and said second inverter, said second voltage source being gated to said inverters by the inverted enable signal.

51. The circuit of claim 50, wherein said first voltage source is gated by a P-channel transistor responsive to the enable signal.

52. The circuit of claim 50, wherein said second voltage source is gated by a N-channel transistor responsive to the inverse of the enable signal.

53. The circuit of claim 50, wherein said first voltage source is gated by an N-channel transistor responsive to the enable signal.

54. The circuit of claim 50, wherein said second voltage source is gated by an P-channel transistor responsive to the inverse of the enable signal.

55. The circuit of claim 48, wherein at least one of said first and second driver circuits comprises at least a first and second driver inverter connected in series.

56. The circuit of claim 55, further comprising at least a third driver inverter connected in parallel to said first and second driver inverters, the output of said third driver inverter gating the output of said first and second driver inverters to a predetermined voltage.

57. A synchronous memory device comprising:

an array of memory cells;

at least one clock input for receiving at least one clock signal and for producing first and second internal clock signals; and

a circuit for reducing skew between the first and second internal clock signals, said circuit comprising:

first and second clock signal input/output lines for receiving and transmitting first and second internal clock signals, respectively; and

at least first and second inverters each having an input and an output, said input of said first inverter connected to said output of said

second inverter and to said first clock signal input/output line and said input of said second inverter connected to said output of said first inverter and to said second clock signal input/output line.

58. The synchronous memory device of claim 57, wherein said circuit for reducing skew further comprises an enable circuit for receiving an enable signal and enabling or disabling said first and second inverters in response to the enable signal.

59. The synchronous memory device of claim 58, wherein said enable circuit comprises:

a first voltage source for supply of a first voltage to said first inverter and said second inverter, said first voltage supply being gated to said inverters by the enable signal;

an enable inverter for inverting the enabling signal;

a second voltage source for supplying a second voltage to said second inverter and said first inverter, said second voltage source being gated to said first and second inverters by the inverted enable signal.

60. The synchronous memory device of claim 59, wherein said first voltage source is gated by a P-channel transistor responsive to the enable signal.

61. The synchronous memory device of claim 59, wherein said second voltage source is gated by a N-channel transistor responsive to the inverse of the enable signal.

62. The synchronous memory device of claim 59, wherein said first voltage source is gated by an N-channel transistor responsive to the enable signal.

63. The synchronous memory device of claim 59, wherein said second voltage source is gated by an P-channel transistor responsive to the inverse of the enable signal.

64. The synchronous memory device of claim 57, further comprising first and second input buffer circuits for receiving first and second external signals.

65. The synchronous memory device of claim 64, wherein each of said first and second input buffer circuits comprises:

an input for receiving an external signal;

an input for receiving a reference voltage signal;

a differential amplifier coupled to said input, said differential amplifier having an output terminal for providing a latch signal in response to the external signal in comparison to the reference voltage signal, the latch signal having a first or second state;

a buffer circuit inverter connected to said output terminal of said differential amplifier, said buffer circuit inverter generating a first internal signal

when the latch signal is in a first state, and a second internal signal when the latch signal is in a second state; and

an input line for transmitting said first or second internal signal, said input line connected to one of said first and second signal input/output lines.

5 66. The synchronous memory device of claim 65, further comprising an enable circuit for receiving said enable signal and enabling or disabling said first and second input buffer circuits in response to the enable signal.

669120"20E45E60
10 67. The synchronous memory device of claim 57, further comprising a first and second driver circuit for boosting said output signal, said first and second driver circuit connected to said first and second clock signal input/output lines, respectively.

68. The synchronous memory device of claim 67, wherein at least one of said first and second driver circuits comprises at least a first and second driver inverter connected in series.

15 69. The synchronous memory device of claim 68, further comprising at least a third driver inverter connected in parallel to said first and second driver inverters, the output of said third driver inverter gating the output of said first and second driver inverters to a predetermined voltage.

70. A synchronous memory device comprising:

an array of memory cells;

a clock input for receiving a clock signal; and

a clock input buffer comprising:

5 a first and second input buffer circuit for receiving a first and second external clock signal, respectively, each of said input buffer circuits comprising:

an input for receiving an external clock signal;

10 a differential amplifier coupled to the input, said differential amplifier having an output terminal for providing a latch signal in response to the external clock signal, the latch signal having a first or second state; and

15 a first inverter connected to said output terminal, said first inverter generating an internal clock signal in response to the latch signal, said first inverter generating a first internal clock signal when the latch signal is in a first state, and a second internal clock signal when the latch signal is in a second state; and

a circuit for reducing skew between the first and second internal clock signals, said circuit comprising:

first and second clock signal input/output lines for receiving and transmitting first and second internal clock signals, respectively; and

at least second and third inverters each having an input and an output, said input of said second inverter connected to said output of said third inverter and to said first clock signal input/output line and said input of said third inverter connected to said output of said second inverter and to said second clock signal input/output line.

71. The synchronous memory device of claim 70, wherein the memory device is a synchronous dynamic random access memory (SDRAM).

72. The synchronous memory device of claim 70, further comprising an enable circuit for receiving an enable signal and enabling or disabling said first and second input buffer circuits and said second and third inverters in response to the enable signal.

73. The synchronous memory device of claim 70, further comprising a first and second driver circuit for boosting said internal clock signal, said first and second driver circuit connected to said first and second clock signal input/output lines, respectively.

74. The synchronous memory device of claim 73, wherein at least one of said first and second driver circuits comprises at least a first and second driver inverter connected in series.

75. The synchronous memory device of claim 73, wherein at least one of said first and second driver circuits comprises at least first and second driver inverters connected in series and at least a third driver inverter connected in parallel to said first and second driver inverters, the output of said third driver inverter gating the output of said first and second driver inverters to ground.

76. A computer system comprising:

a processor;

a memory circuit connected to said processor, said memory circuit

comprising:

an array of memory cells;

a clock input for receiving a clock signal; and

a clock input buffer comprising:

a first and second input buffer circuit for receiving a first and second external clock signal, respectively, each of said input buffer circuits comprising:

an input for receiving an external clock signal;

a differential amplifier coupled to the input, said differential amplifier having an output terminal for providing a latch signal in response to the external clock signal, the latch signal having a first or second state; and

a first inverter connected to said output terminal, said first inverter generating an internal clock signal in response to the latch signal, said first inverter generating a first internal clock signal when the latch signal is in a first state, and a second internal clock signal when the latch signal is in a second state; and

a circuit for reducing skew between the first and second internal clock signals, said circuit comprising:

first and second clock signal input/output lines for receiving and transmitting first and second internal clock signals, respectively; and

at least second and third inverters each having an input and an output, said input of said second inverter connected to said output of said third inverter and to said first clock signal input/output line and said input of said third inverter connected to said output of said second inverter and to said second clock signal input/output line.

77. The computer system of claim 76, wherein said memory circuit is a synchronous dynamic random access memory (SDRAM).

78. The computer system of claim 76, wherein said memory circuit further comprises an enable circuit for receiving an enable signal and enabling or disabling said first and second input buffer circuits and said second and third inverters in response to the enable signal.

79. The computer system of claim 76, wherein said memory circuit further comprises a first and second driver circuit for boosting said internal clock signal, said first and second driver circuit connected to said first and second clock signal input/output lines, respectively.

80. The computer system of claim 79, wherein at least one of said first and second driver circuits comprises at least a first and second driver inverter connected in series.

81. The computer system of claim 79, wherein at least one of said first and second driver circuits comprises at least first and second driver inverters connected in series and at least a third driver inverter connected in parallel to said first and second driver inverters, the output of said third driver inverter gating the output of said first and second driver inverters to ground.

82. A method of generating an internal clock signal in an integrated circuit,
the method comprising the steps of:

receiving first and second external clock signals, wherein the
second external clock signal is an inverse of the first external clock signal
and where there exists a time lag of one of said external clock signals
relative to the other; and

modifying the transition of one of said external clock signals
relative to the other to produce from said external clock signals internal
clock signals which have reduced skew.

83. The method of claim 82, further comprising the step of buffering each of
the first and second external clock signals using a reference voltage.

84. The method of claim 83, wherein said step of modifying the transition of
one of said buffered external clock signals comprises the step of transmitting each of said
buffered external clock signals through series connected complimentary transistors, the
respective connection terminal of said series connected complimentary transistors being
coupled to respective input/output lines for receiving said first and second external
clock signals.

85. The method of claim 83, wherein said step of modifying the transition of
one of said buffered external clock signals comprises the steps of:

speeding the transition of said buffered external clock signal having a time lag; and

slowing the transition of the other of said buffered external clock signals.

5 86. The method of claim 82, further comprising the step of driving each of said internal clock signals.

Sub B12
87. The method of claim 82,, wherein said act of receiving first and second external clock signals is performed in connection with the operation of a random access memory.

Sub D1
88. The method as in claim 87, wherein said random access memory comprises a dynamic random access memory.

89. The method of claim 82, further comprising transmitting said internal clock signals to a memory circuit.

90. The method as in claim 89, wherein said memory circuit comprises a
15 dynamic random access memory.

Sub C5
91. A method of generating an internal clock signal in an integrated circuit, the method comprising the steps of:

receiving first and second external clock signals, wherein the second external clock signal is an inverse of the first external clock signal and where there exists a time lag of one of said external clock signals relative to the other;

5 buffering each of the first and second external clock signals using a reference voltage;

modifying the transition of one of said buffered external clock signals relative to the other to produce from said buffered external clock signals internal clock signals which have reduced skew.

10 92. The method of claim 91, wherein said step of modifying the transition of one of said buffered external clock signals comprises the steps of:

speeding the transition of said buffered external clock signal having a time lag; and

15 slowing the transition of the other of said buffered external clock signals.

93. The method of claim 91, wherein said step of modifying the transition of one of said buffered external clock signals comprises the step of transmitting each of said buffered external clock signals through series connected complimentary transistors, the

respective connection terminal of said series connected complimentary transistors being coupled to respective input/output lines for receiving said first and second external clock signals.

94. The method of claim 91, further comprising the step of driving each of
5 said internal clock signals.

95. The method of claim 91, wherein said act of receiving first and second external clock signals is performed in connection with the operation of a random access memory.

96. The method of claim 94, wherein said random access memory comprises a
10 dynamic random access memory.

97. The method of claim 91, further comprising transmitting said internal clock signals to a memory circuit.

98. The method as in claim 96, wherein said memory circuit comprises a dynamic random access memory.

09554302-071559
1559720-20E45E60